{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T12:24:27Z","timestamp":1743596667043},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702123","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"source":"Crossref","is-referenced-by-count":6,"title":["BEOL NEM Relay Based Sequential Logic Circuits"],"prefix":"10.1109","author":[{"given":"Ren","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reem","family":"Alhadrami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Fariborzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424218"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2011.2173984"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2082545"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-2128-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1088\/0031-8949\/82\/04\/045801"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1116\/1.589247"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.61.062107"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.559334"},{"key":"ref18","first-page":"240","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681660"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617380"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123618"},{"key":"ref6","first-page":"3.7.1","article-title":"A 14nm logic technology featuring 2nd- generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 um2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2252923"},{"key":"ref8","article-title":"MEMS+ 6.300 Reference","year":"2018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047130"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434010"},{"key":"ref9","article-title":"Spectre Circuit Simulator and Accelerated Parallel Simulator RF Analysis in ADE Explorer User Guide","year":"2018"},{"key":"ref20","first-page":"800","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective (Second Edition)"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702123.pdf?arnumber=8702123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:15Z","timestamp":1657854615000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702123\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702123","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}