{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:55:53Z","timestamp":1767084953124,"version":"3.44.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702126","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T17:02:28Z","timestamp":1556730148000},"page":"1-5","source":"Crossref","is-referenced-by-count":10,"title":["Improved Read Stability and Writability of Negative Capacitance FinFET SRAM Cell for Subthreshold Operation"],"prefix":"10.1109","author":[{"given":"Zhe-An","family":"Zheng","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vita Pi-Ho","family":"Hu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838402"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2734279"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2658673"},{"key":"ref13","article-title":"Investigation of Analog Performance for Negative Capacitance SOI MOSFET considering Line-Edge Roughness","author":"hu","year":"2018","journal-title":"IEEE Silicon Nanoelectronics Workshop (SNW)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268385"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614521"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2018.8421472"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2015.7175542"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2717929"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268443"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573446"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2614436"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2514783"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2712365"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702126.pdf?arnumber=8702126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:49Z","timestamp":1755626929000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702126","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}