{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:25:28Z","timestamp":1747895128220,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702132","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T17:02:28Z","timestamp":1556730148000},"page":"1-5","source":"Crossref","is-referenced-by-count":14,"title":["USCA: A Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural Network"],"prefix":"10.1109","author":[{"given":"Wenjian","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref3","article-title":"Multi-scale context aggregation by dilated convolutions","author":"yu","year":"2016","journal-title":"ICLRE"},{"key":"ref10","article-title":"A design methodology for efficient implementation of deconvolutional neural networks on an FPGA","author":"zhang","year":"2017","journal-title":"CoRR"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/3007787.3001138"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISCAS.2018.8351301"},{"key":"ref5","first-page":"1135","article-title":"Learning both weights and connections for efficient neural networks","volume":"1","author":"han","year":"2015","journal-title":"Proceedings of the 28th International Conference on Neural Information Processing Systems"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/3079856.3080254"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MICRO.2016.7783723"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/CVPR.2014.81"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/CVPR.2016.207"},{"key":"ref1","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","volume":"1","author":"krizhevsky","year":"2012","journal-title":"Proceedings of the 25th International Conference on Neural Information Processing Systems"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702132.pdf?arnumber=8702132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:12:49Z","timestamp":1657840369000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702132","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}