{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T16:09:58Z","timestamp":1788019798929,"version":"build-2784847793"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702206","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":47,"title":["An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks"],"prefix":"10.1109","author":[{"given":"Ameya D.","family":"Patil","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haocheng","family":"Hua","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sujan","family":"Gonugondla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mingu","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naresh R.","family":"Shanbhag","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","article-title":"DoReFa-Net: training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351577"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2749522"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297350"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.78"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2848625"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04933-y"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-01481-9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908720"},{"key":"ref3","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE International Solid-State Circuits Conference-(ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465935"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref8","article-title":"Computing in memory with spin-transfer torque magnetic RAM","author":"jain","year":"2017"},{"key":"ref7","article-title":"8T SRAM cell as a multi-bit dot product engine for beyond von-neumann computing","author":"jaiswal","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009200"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2820975.2820980"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-2163-8_4"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335699"},{"key":"ref25","first-page":"3007","article-title":"Analytical guarantees on numerical precision of deep neural networks","author":"sakr","year":"2017","journal-title":"International Conference on Machine Learning"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702206.pdf?arnumber=8702206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:18:14Z","timestamp":1657855094000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702206","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}