{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T17:13:18Z","timestamp":1756573998998,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702245","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":31,"title":["Memristive Non-Idealities: Is there any Practical Implications for Designing Neural Network Chips?"],"prefix":"10.1109","author":[{"given":"Olga","family":"Krestinskaya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aidana","family":"Irmanova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex Pappachen","family":"James","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-018-1971-0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2714101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15666"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2014.7045809"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2008.141"},{"key":"ref15","first-page":"1","article-title":"M2ca: Modular memristive crossbar arrays","author":"mikhailenko","year":"2018","journal-title":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201600680"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2018.8680861"},{"key":"ref19","article-title":"Mnist handwritten digit database","volume":"2","author":"lecun","year":"2010","journal-title":"AT&T Labs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1039\/c3nr01176c"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2435512"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865325"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2300342"},{"key":"ref8","article-title":"Neuro-memristive circuits for edge computing: A review","author":"krestinskaya","year":"2018","journal-title":"arXiv preprint arXiv 1807 00962"},{"key":"ref7","article-title":"Learning in memristive neural network architectures using analog backpropagation circuits","author":"krestinskaya","year":"2018","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl401283q"},{"key":"ref9","article-title":"Carbon-chalcogenide variable resistance memory device","author":"campbell","year":"2015","journal-title":"uS Patent 9 118 006"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2819986"},{"key":"ref21","article-title":"A compact verilog-a reram switching model","author":"messaris","year":"2017","journal-title":"arXiv preprint arXiv 1703 01281"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702245.pdf?arnumber=8702245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:38Z","timestamp":1657854758000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702245\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702245","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}