{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T15:05:49Z","timestamp":1725807949910},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702296","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Design Space Exploration of Ovonic Threshold Switch (OTS) for Sub-Threshold Read Operation in Cross-Point Memory Arrays"],"prefix":"10.1109","author":[{"given":"Jiyong","family":"Woo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2430332"},{"key":"ref11","first-page":"160","article-title":"3D-stackable Crossbar Resistive Memory based on Field Assisted Superlinear Threshold (FAST) Selector","author":"jo","year":"2015","journal-title":"IEEE International Electron Devices Meeting"},{"key":"ref12","first-page":"2.6.1","article-title":"Highly-scalable threshold switching select device based on chacogenide glasses for 3D nanoscaled memory arrays","author":"lee","year":"2012","journal-title":"IEEE International Electron Devices Meeting"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724723"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998208"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"ref16","first-page":"162t","article-title":"Understanding of the intrinsic characteristics and memory trade-offs of sub-?A filamentary RRAM operation","author":"goux","year":"2013","journal-title":"Symposium on VLSI Technology"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046994"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2526632"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1062-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1116\/1.4889999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2641018"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2461656"},{"key":"ref8","article-title":"Tailoring switching and endurance\/retention reliability characteristics of HfO2\/Hf RRAM with Ti, Al, Si dopants","author":"chen","year":"2014","journal-title":"Symposium on VLSI Technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268309"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796676"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.842090"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2821093"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2013","key":"ref21"},{"key":"ref24","article-title":"Half-threshold bias Ioff reduction down to nA range of thermally and electrically stable high-performance integrated OTS selector, obtained by Se enrichment and N-doping of thin GeSe layers","author":"avasarala","year":"2018","journal-title":"Symposium on VLSI Technology"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268310"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2766150"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467794"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702296.pdf?arnumber=8702296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:14Z","timestamp":1657854614000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702296","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}