{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:02:01Z","timestamp":1725591721193},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702308","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["ECG Authentication Neural Network Hardware Design with Collective Optimization of Low Precision and Structured Compression"],"prefix":"10.1109","author":[{"given":"Sai Kiran","family":"Cherupally","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shihui","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak","family":"Kadetotad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chisung","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang Joon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A PD control-based QRS detection algorithm for wearable ECG applications","author":"choi","year":"2012","journal-title":"IEEE EMBC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39094-4_6"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/2966986.2967028","article-title":"Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications","author":"kadetotad","year":"2016","journal-title":"IEEE\/ACM ICCAD"},{"key":"ref13","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"NIPS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335699"},{"key":"ref15","article-title":"Minimizing Area and Energy of Deep Learning Hardware Design Using Binarization and Structured Compression","author":"yin","year":"2017","journal-title":"IEEE Asilomar Conference on Signals Systems and Computers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2015.7348372"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2004.05.014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008563"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2016.2531996"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2017.8011082"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/THS.2017.7943449"},{"year":"0","key":"ref2","article-title":"Simband"},{"year":"0","key":"ref1","article-title":"KardiaBand"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EMBC.2017.8037613"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702308.pdf?arnumber=8702308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:34Z","timestamp":1657854634000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702308","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}