{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T15:09:57Z","timestamp":1760800197505,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702335","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["A 10T SRAM Cell with Enhanced Read Sensing Margin and Weak NMOS Keeper for Large Signal Sensing to Improve VDDMIN"],"prefix":"10.1109","author":[{"given":"M. Sultan M .","family":"Siddiqui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir Kumar","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saurabh","family":"Porwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khatik Bhagvan","family":"Pannalal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"130c","article-title":"A 210mV 7.3MHz 8T SRAM with Dual Data-Aware Write-Assists and Negative Read Wordline for High Cell-Stability, Speed and Area-Efficiency","author":"chen","year":"2013","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231322"},{"key":"ref12","first-page":"103","article-title":"A large ?VTH\/VDD tolerant zigzag 8T SRAM with area-efficient decoupled differential sensing and fast write-back scheme","author":"wu","year":"2010","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref13","first-page":"328","article-title":"A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy","author":"verma","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref15","first-page":"3030","article-title":"A 0.4V 7T SRAM with Write Through Virtual Ground and Ultra-fine Grain Power Gating Switches","author":"yeoh","year":"2013","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"956","DOI":"10.1109\/JSSC.2007.917509","article-title":"An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches","volume":"43","author":"chang","year":"2008","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref6","first-page":"328","article-title":"A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy","author":"verma","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848032"},{"key":"ref8","first-page":"316","article-title":"A 20nm 112Mb SRAM in High-k Metal-Gate with Assist Circuitry for Low-Leakage and Low-Vmin Applications","author":"chang","year":"2013","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418030"},{"key":"ref2","first-page":"32","article-title":"A 128-Channel Spike Sorting Processor Featuring 0.175 ?W and 0.0033 mm2 per Channel in 65-nm CMOS","author":"zeinolabedin","year":"2016","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref9","first-page":"232","article-title":"A 14nm FinFET 128Mb 6T SRAM with Vmin-Enhancement Techniques for Low-Power Applications","author":"song","year":"2014","journal-title":"IEEE International Solid-State Circuits Conference"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702335.pdf?arnumber=8702335","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:18:13Z","timestamp":1657855093000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702335\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702335","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}