{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:24:55Z","timestamp":1725632695420},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702348","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Self-Determining Resource Control in Multi-Tenant Data Center Storage with Future NV Memories"],"prefix":"10.1109","author":[{"given":"Chihiro","family":"Matsui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2017.8066578"},{"journal-title":"DRAMeXchange","year":"0","key":"ref11"},{"key":"ref12","article-title":"XPoint Memory Comparison: Process & Architecture","author":"choe","year":"2017","journal-title":"Flash Memory Summit"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849389"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"journal-title":"MSR Cambridge Traces","year":"0","key":"ref15"},{"journal-title":"JESD209-2F JESD209-3C and JESD209-4B JEDEC Standards Document","year":"0","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351683"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2014.80"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"year":"2013","key":"ref5","article-title":"Storage Class Memory: Towards a Disruptively Low-Cost Solid-State Non-Volatile Memory"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2806777.2806933"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2011.51"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150277"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702348.pdf?arnumber=8702348","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:45Z","timestamp":1657854645000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702348\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702348","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}