{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:05:09Z","timestamp":1761663909770},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702361","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["ToF Estimation Based on Compressed Real-Time Histogram Builder for SPAD Image Sensors"],"prefix":"10.1109","author":[{"given":"I.","family":"Vornicu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Darie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Carmona-Galan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Rodriguez-Vazquez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","journal-title":"7 Series FPGAs Memory Resources","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/PRIME.2014.6872727"},{"key":"ref6","article-title":"Time to digital converter and applications thereof","author":"dutton","year":"2015","journal-title":"Patent"},{"key":"ref5","article-title":"SPAD array with gated histogram construction","author":"sharma","year":"2017","journal-title":"Patent"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCAS.2017.8050392"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSIC.2018.8502386"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISSCC.2015.7062997"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JSSC.2016.2623635"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702361.pdf?arnumber=8702361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:13:03Z","timestamp":1657854783000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702361\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702361","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}