{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:16:55Z","timestamp":1730272615054,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702400","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T17:02:28Z","timestamp":1556730148000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Improving Security of Logic Encryption in Presence of Design-for-Testability Infrastructure"],"prefix":"10.1109","author":[{"given":"Rajit","family":"Karmakar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mrityunjoy","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref11","article-title":"Mitigating sat attack on logic locking","volume":"2016","author":"xie","year":"2016","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368625"},{"key":"ref15","article-title":"Novel bypass attack and bdd-based tradeoff analysis against all known logic locking attacks","author":"xu","year":"2017","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref16","article-title":"Security analysis of anti-sat","volume":"896","author":"yasin","year":"2016","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref4","first-page":"1","article-title":"On improving the security of logic locking","author":"yasin","year":"2015","journal-title":"IEEE Tran on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351235"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.29"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-ASIA.2017.8097127"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","year":"2018","author":"karmakar","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3190853"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"journal-title":"Design Vision “User Guide”","year":"0","key":"ref26"},{"article-title":"Iwls 2005 benchmarks","year":"2005","author":"albrecht","key":"ref25"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702400.pdf?arnumber=8702400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:10:46Z","timestamp":1657840246000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702400","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}