{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T03:17:16Z","timestamp":1764645436333,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702492","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":10,"title":["Analog Neuromorphic System Based on Multi Input Floating Gate MOS Neuron Model"],"prefix":"10.1109","author":[{"given":"Ankit","family":"Tripathi","sequence":"first","affiliation":[]},{"given":"Mehdi","family":"Arabizadeh","sequence":"additional","affiliation":[]},{"given":"Sourabh","family":"Khandelwal","sequence":"additional","affiliation":[]},{"given":"Chetan Singh","family":"Thakur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356197"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2756878"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2004.1380068"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MCI.2015.2405316"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"489","DOI":"10.1016\/j.neucom.2005.12.126","article-title":"Extreme learning machine: Theory and applications","volume":"70","author":"huang","year":"2006","journal-title":"Neurocomputing"},{"key":"ref15","article-title":"Multiple-input floating-gate mos transistor in analogue electronics circuit","volume":"52","author":"top\u00f3r-kaminski","year":"2004","journal-title":"Technical Sciences"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4503-0_2"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280591"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1992.200480"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.705353"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1997.616146"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2008.920713"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00212"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.137325"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846663"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2002.1000139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IIAI-AAI.2014.184"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.875967"},{"key":"ref9","article-title":"Sub-1-us, sub-20-nj pattern classification in a mixed-signal circuit based on embedded 180-nm floating-gate memory cell arrays","volume":"abs 1610 2091","author":"merrikh-bayat","year":"2016","journal-title":"CoRR"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046973"},{"article-title":"MNIST handwritten digit database","year":"2010","author":"lecun","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328200"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512743"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702492.pdf?arnumber=8702492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:50Z","timestamp":1657854770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702492\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702492","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}