{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:31:13Z","timestamp":1772119873718,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702507","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["A Novel Glitch-Free Integrated Clock Gating Cell for High Reliability"],"prefix":"10.1109","author":[{"given":"Tasnuva","family":"Noor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"salman","year":"2012","journal-title":"High Performance Integrated Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272538"},{"key":"ref12","first-page":"732","article-title":"Reducing power in high-performance microporecessors","author":"tiwari","year":"1998","journal-title":"Proceedings of the 35th Annual Design Automation Conference"},{"key":"ref13","article-title":"Placement driven power optimization at 90nm and below","author":"pangrie","year":"2005","journal-title":"SOCcentral"},{"key":"ref14","article-title":"Clock gating: Smart use ensures smart returns","author":"shrivastava","year":"2009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344540"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2007.4449512"},{"key":"ref17","first-page":"106","article-title":"A review of clock gating techniques","volume":"1","author":"kathuria","year":"2011","journal-title":"MIT International Journal of Electronics and Communication Engineering"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808429"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.997859"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742092"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573184"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2539926"},{"key":"ref5","article-title":"Exploiting useful skew in gated low voltage clock trees for high performance","author":"liu","year":"2016","journal-title":"Proceedings of the IEEE Int Symposium on Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2701617"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.53"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840878"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742095"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582409"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.285754"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548695"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955087"},{"key":"ref24","article-title":"Reducing switching power with intelligent clock gating","author":"rivoallon","year":"2010","journal-title":"Xilinx WP370 (v1 1)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2001.957712"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378251"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702507.pdf?arnumber=8702507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:13:03Z","timestamp":1657854783000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702507\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702507","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}