{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:20:48Z","timestamp":1753600848619,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702613","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Static Phase Offset Reduction Technique for Delay Locked Loops"],"prefix":"10.1109","author":[{"family":"Chithra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagendra","family":"Krishnapura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2801030"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/I2MTC.2013.6555583"},{"key":"ref10","article-title":"Chopped charge pump","author":"keaveney","year":"2007","journal-title":"US Patent"},{"key":"ref6","first-page":"14","article-title":"Jitter transfer characte ristics of delay-locked loops - theories and design techniques","volume":"38","author":"lee","year":"2003","journal-title":"IEEE Joumal of Solid-State Circuits"},{"key":"ref11","article-title":"A DLL-based programmable clock multiplier in 0. 18-Mm cmos with - 70 dBc reference spur","volume":"42","author":"maulik","year":"2007","journal-title":"IEEE Joumal of Solid-State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2689029"},{"key":"ref8","article-title":"Phase-locked loop circuit with charge pump noise cancellation","author":"dufour","year":"2000","journal-title":"US Patent"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252589"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332659"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168903"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702613.pdf?arnumber=8702613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:57Z","timestamp":1657854777000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702613\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702613","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}