{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T23:50:56Z","timestamp":1773877856217,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702616","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["An Automated FPGA-Based Framework for Rapid Prototyping of Nonbinary LDPC Codes"],"prefix":"10.1109","author":[{"given":"Yaoyu","family":"Tao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047956"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2008.060527"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2009.06.070313"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016621"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046196"},{"key":"ref15","first-page":"1","article-title":"An Efficient Fully Parallel Decoder Architecture for Nonbinary LDPC Codes","volume":"pp","author":"lin","year":"2013","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0566"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2008.4595129"},{"key":"ref3","first-page":"464","article-title":"Extended min-sum algorithm for decoding LDPC codes over GF(q)","author":"declercq","year":"2005","journal-title":"IEEE Int Symp Information Theory"},{"key":"ref6","first-page":"2625","article-title":"High-throughput architecture and implementation of regular (2, dc) nonbinary LDPC decoders","author":"tao","year":"2012","journal-title":"IEEE Int Symp Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2010.05.070096"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169065"},{"key":"ref7","first-page":"772","article-title":"Computational complexity and quantiztion effects of decoding algorithms of LDPC codes over GF(q)","author":"wymeersch","year":"2004","journal-title":"Proc ICASSP"},{"key":"ref2","article-title":"Error-correction using low-density parity-check codes","author":"davey","year":"1999","journal-title":"Ph D Dissertation"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4234.681360"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071830"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702616.pdf?arnumber=8702616","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:34Z","timestamp":1657854634000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702616\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702616","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}