{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:43:38Z","timestamp":1767851018588,"version":"3.49.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702704","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":18,"title":["Functional Reverse Engineering on SAT-Attack Resilient Logic Locking"],"prefix":"10.1109","author":[{"given":"Lilas","family":"Alrahis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Yasin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hani","family":"Saleh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baker","family":"Mohammad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmoud","family":"Al-Qutayri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref4","article-title":"Split Manufacturing Method for Advanced Semiconductor Circuits","author":"jarvis","year":"2007","journal-title":"US Patent"},{"key":"ref3","first-page":"291","article-title":"Active Hardware Metering for Intellectual Property Protection and Security","author":"alkabani","year":"2007","journal-title":"Usenix Security"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref5","article-title":"Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing","author":"baukus","year":"2012","journal-title":"US Patent No"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277240"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.264"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368625"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702704.pdf?arnumber=8702704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:30Z","timestamp":1657854750000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702704","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}