{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:33:37Z","timestamp":1758893617668,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702706","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["A Rapid Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs"],"prefix":"10.1109","author":[{"given":"Sijie","family":"Zheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongjun","family":"You","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanghui","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Si","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Xilinx 7 Series FPGAs Configuration User Guide UG470","year":"2016","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.95"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2635028"},{"journal-title":"Integrated Logic Analyzer v6 2 Xilinx Product Guide PG172","year":"2016","key":"ref13"},{"year":"0","key":"ref14","article-title":"IWLS_benchmarks"},{"key":"ref15","first-page":"1","article-title":"A Review on SEU Mitigation Techniques for FPGA Configuration Memory","author":"nidhin","year":"2017","journal-title":"IETE Technical Review"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032506"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909795"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645533"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569377"},{"key":"ref8","article-title":"SEU fault evaluation and characteristics for SRAM-based FPGA architecture and synthesis algorithms","volume":"18","author":"jing","year":"2013","journal-title":"ACM Trans Design Automation Electron Syst (TODAES)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PHM.2017.8079218"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.57"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702706.pdf?arnumber=8702706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:13:03Z","timestamp":1657854783000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702706","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}