{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:07:16Z","timestamp":1730272036485,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702714","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["Multi-ReRAM Synapses for Artificial Neural Network Training"],"prefix":"10.1109","author":[{"given":"Irem","family":"Boybat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cecilia","family":"Giovinazzo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elmira","family":"Shahrabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Igor","family":"Krawczuk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Iason","family":"Giannopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Piveteau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Le Gallo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlo","family":"Ricciardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abu","family":"Sebastian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evangelos","family":"Eleftheriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Chip-level cmos co-integration of reram-based nonvolatile memories","author":"shahrabi","year":"2016","journal-title":"Ph D Res Microelec Elec (PRIME)"},{"key":"ref11","first-page":"69","article-title":"The key impact of incorporated Al2O3 barrier layer on w-based reram switching performance","author":"shahrabi","year":"2018","journal-title":"Ph D Res Microelec Elec (PRIME)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04485-1"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aad361"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.221"},{"key":"ref18","first-page":"4.4.1","article-title":"Phase change memory as synapse for ultra-dense neu-romorphic systems: Application to complex visual pattern extraction","author":"suri","year":"2011","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2017.7974095"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042413"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351656"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"384012","DOI":"10.1088\/0957-4484\/24\/38\/384012","article-title":"Spike-timing dependent plasticity in a transistor-selected resistive switching memory","volume":"24","author":"ambrogio","year":"2013","journal-title":"Nanotechnology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2147791"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromor-phic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"journal-title":"Resistive Switching From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications","year":"2015","author":"ielmini","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04933-y"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2017.7999481"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757460"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/1.4802265"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409625"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702714.pdf?arnumber=8702714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:09:12Z","timestamp":1657854552000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702714\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702714","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}