{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:20:58Z","timestamp":1781972458672,"version":"3.54.5"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702715","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T17:02:28Z","timestamp":1556730148000},"page":"1-5","source":"Crossref","is-referenced-by-count":88,"title":["Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on RRAM Based Processing-In-Memory Architecture"],"prefix":"10.1109","author":[{"given":"Xiaochen","family":"Peng","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electrical, Computing and Energy Engineering, Arizona State University, Tempe, AZ"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref10","article-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition","author":"simonyan","year":"2015","journal-title":"International Conference on Learning Representations (ICLR)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref11","first-page":"1423","article-title":"XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks","author":"sun","year":"2018","journal-title":"IEEE Design Automation and Test in Europe (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539046"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00538"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702715.pdf?arnumber=8702715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T18:17:56Z","timestamp":1757009876000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702715","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}