{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:07:25Z","timestamp":1730272045674,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702743","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["ESD Protection Design of High-Linearity SPDT CMOS T\/R Switch for Cellular Applications"],"prefix":"10.1109","author":[{"given":"Tao-Yi","family":"Hung","sequence":"first","affiliation":[]},{"given":"Ming-Dou","family":"Ker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2106129"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891442"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"2661","DOI":"10.1109\/TMTT.2009.2031928","article-title":"A 1.8-GHz 33-dBm P 0.1-dB CMOS T\/R switch using stacked FETs with feed-forward capacitors in a floated well structure","volume":"57","author":"ahn","year":"2009","journal-title":"IEEE Trans Microw Theory Tech"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2178425"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/16.737457","article-title":"Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI","volume":"46","author":"ker","year":"1999","journal-title":"IEEE Trans on Electron Devices"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015813"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387494"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702743.pdf?arnumber=8702743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:08:46Z","timestamp":1657854526000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702743","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}