{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:01:54Z","timestamp":1725591714021},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702744","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A Digital-to-Time Converter with Coupled Phase-Rotating LC Oscillators in 90-nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Ming-Ting","family":"Wu","sequence":"first","affiliation":[]},{"given":"Hao-Che","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Ping-Hsuan","family":"Hsieh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757519"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2139490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.997861"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488731"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2017.2718510"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922719"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903047"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900292"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref1","first-page":"54","article-title":"A 5.3 GHz digital-to-time-converter based fractional-N all-digital PLL","author":"pavlovic","year":"2011","journal-title":"ISSCC 2011 Techn Dig"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702744.pdf?arnumber=8702744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:08:17Z","timestamp":1657854497000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702744","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}