{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:13:48Z","timestamp":1781885628312,"version":"3.54.5"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702777","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["A Solution to Optimize Multi-Operand Adders in CNN Architecture on FPGA"],"prefix":"10.1109","author":[{"given":"Fasih Ud Din","family":"Farrukh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tuo","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2743247"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3229631.3235024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11179-7_36"},{"key":"ref13","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/9780470974681"},{"key":"ref15","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref3","article-title":"Accelerating deep neural networks on mobile processor with embedded programmable logic","author":"aysegul","year":"2013","journal-title":"NIPS 2013"},{"key":"ref6","first-page":"5","article-title":"Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?","author":"nurvitadhi","year":"0","journal-title":"Proceeding of the ACM\/SIGDA international symposium on Field programmable gate arrays - FPGA '09"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2018.8487057"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2017.12.009","article-title":"ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler","author":"ma","year":"2018","journal-title":"Integration the VLSI Journal"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1631\/FITEE.1700789"},{"key":"ref1","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","author":"krizhevsky","year":"2012","journal-title":"Advances in Neural IInformation Processing Systems"},{"key":"ref9","first-page":"161","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"0","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays (FPGA)"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702777.pdf?arnumber=8702777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:16:58Z","timestamp":1657855018000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702777\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702777","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}