{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T16:20:04Z","timestamp":1762014004041,"version":"build-2065373602"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702781","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A 340nW\/Channel Neural Recording Analog Front-End using Replica-Biasing LNAs to Tolerate 200mVpp Interfere from 350mV Power Supply"],"prefix":"10.1109","author":[{"given":"Liangjian","family":"Lyu","sequence":"first","affiliation":[]},{"given":"Dawei","family":"Ye","sequence":"additional","affiliation":[]},{"given":"C.-J. Richard","family":"Shi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"290","article-title":"A 0.45V 100-channel neural-recording IC with sub-µW\/channel consumption in 0.18µm CMOS","author":"han","year":"2013","journal-title":"2013 IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062998"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231344"},{"key":"ref5","first-page":"1","article-title":"A 4.78mm2 fully-integrated neuromodulation SoC combining 64 acquisition channels with digital compression and simultaneous dual stimulation","author":"yeager","year":"2014","journal-title":"Proc 2014 Symposium on VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nrn3241"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417924"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243795"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746328"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702781.pdf?arnumber=8702781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:14Z","timestamp":1657854614000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702781","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}