{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:07:42Z","timestamp":1730272062769,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702800","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T17:02:28Z","timestamp":1556730148000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Spatially Efficient In-Memory Addition Through Destructive and Non-Destructive Operations"],"prefix":"10.1109","author":[{"given":"Alvaro","family":"Velasquez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Shaia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050047"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51724-7_17"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"Memristive switches enable stateful logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331438"},{"key":"ref16","first-page":"31","article-title":"Digital logic synthesis for memristors","author":"b\u00fcrger","year":"2013","journal-title":"Reed-Muller 2013"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020174"},{"key":"ref19","first-page":"1","article-title":"Mrl-memristor ratioed logic","author":"kvatinsky","year":"2012","journal-title":"Cellular Nanoscale Networks and Their Applications (CNNA) 2012 13th International Workshop on"},{"key":"ref4","first-page":"90","article-title":"Missing the memory wall: The case for processor\/memory integration","author":"nowatzyk","year":"1996","journal-title":"Computer Architecture 1996 23rd Annual International Symposium on"},{"journal-title":"NuSMV 2 6 User Manual","year":"2010","author":"cavada","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"895","DOI":"10.1109\/TCSII.2014.2357292","article-title":"Magic – memristor-aided logic","volume":"61","author":"kvatinsky","year":"2014","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"journal-title":"Memristor-Based Material Implication (Imply) Logic Design Principles and Methodologies","year":"2013","author":"kvatinsky","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2014.7094661"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201602418"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.3294625"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EE.1938.6431064"},{"key":"ref21","article-title":"A time-efficient cmos-memristive programmable circuit realizing logic functions in generalized and-xor structures","author":"aljafar","year":"2017","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168889"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3407"},{"key":"ref25","first-page":"427","article-title":"The programmable logic-in-memory (plim) computer","author":"gaillardon","year":"2016","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702800.pdf?arnumber=8702800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:10:14Z","timestamp":1657840214000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702800","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}