{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T05:58:51Z","timestamp":1759384731471,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180396","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A 336fs<sub>rms<\/sub> 0.89mW 200MS\/s 5MHz Bandwidth 2\u20132 MASH \u0394\u03a3 Time-to-Digital Converter with Differential Time-Mode Arithmetic Units"],"prefix":"10.1109","author":[{"given":"Kai","family":"Zhu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Peking University, Beijing, P.R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhua","family":"Feng","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Peking University, Beijing, P.R. China; School of Software and Microelectronics, Peking University, Beijing, P.R. China; Beida (Binhai) Information Research, Tianjin, P.R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinxuan","family":"Lyu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Peking University, Beijing, P.R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1513","article-title":"All-digital delta-sigma TDC with differential bi-directional gated-delay-line time integrator","author":"park","year":"2017","journal-title":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2399673"},{"key":"ref12","article-title":"A 0.63ps, 12b, Synchronous Cyclic TDC using a Time Adder for On-chip Jitter Measurement of a SoC in 28nm CMOS Technology","author":"kim","year":"2014","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.6288"},{"key":"ref14","article-title":"A 61-dB SNDR 700?m2 second-order all-digital TDC with low-jitter frequency shift oscillators and dynamic flipflops","author":"konishi","year":"2012","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2305651"},{"key":"ref16","first-page":"57","article-title":"A 74.9dB SNDR 1MHz Bandwidth 0.9mW Delta- Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC","author":"firdauzi","year":"2016","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2199530"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"2281","DOI":"10.1109\/TCSI.2014.2321195","article-title":"A 148fsrms integrated noise 4MHz bandwidth second-order time-to-digital converter with gated switched-ring oscillator","volume":"61","author":"yu","year":"2014","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2015.7337713"},{"key":"ref5","first-page":"240","article-title":"A 0.004mm2 250?W ?? TDC with time-difference accumulator and a 0.012mm2 2.5mW bang-bang digital PLL using PRNG for low-power SoC applications","author":"hong","year":"2012","journal-title":"IEEE International Solid- State Circuits Conference - (ISSCC) Digest of Technical Papers"},{"key":"ref8","first-page":"1005","article-title":"1-1 MASH delta-sigma time-to-digital converter with differential cascade time integrator","author":"park","year":"2017","journal-title":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527368"},{"key":"ref2","first-page":"464","article-title":"A 13b 315fsrms 2mW 500MS\/s 1MHz Bandwidth Highly Digital Time-to-Digital Converter Using Switched Ring Oscillators","author":"elshazly","year":"2012","journal-title":"IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190669"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180396.pdf?arnumber=9180396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:02:00Z","timestamp":1705352520000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180396","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}