{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:38:25Z","timestamp":1725701905219},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180449","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting Single-Well Design for Energy-Efficient Ultra-Wide Voltage Range Dual Mode Logic-Based Digital Circuits in 28nm FD-SOI Technology"],"prefix":"10.1109","author":[{"given":"Ramiro","family":"Taco","sequence":"first","affiliation":[{"name":"Bar Ilan University, Ramat Gan, Israel; Universidad San Francisco de Quito, Quito, Ecuador"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonid","family":"Yavits","sequence":"additional","affiliation":[{"name":"Bar Ilan University, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Netanel","family":"Shavit","sequence":"additional","affiliation":[{"name":"Bar Ilan University, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Inbal","family":"Stanger","sequence":"additional","affiliation":[{"name":"Bar Ilan University, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Lanuzza","sequence":"additional","affiliation":[{"name":"University of Calabria, Cosenza, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[{"name":"Bar Ilan University, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673270"},{"key":"ref12","first-page":"424","article-title":"Ultra-wide body-bias range LDPC decoder in 28 nm UTBB FDSOI technology","author":"flatresse","year":"2013","journal-title":"Internat Solid-State Circuits Conference (ISSCC) Proc of"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527165"},{"key":"ref14","first-page":"255","article-title":"Impact of back gate biasing schemes on energy and robustness of ULV logic in 28nm UTBB FDSOI technology","author":"de streel","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref15","first-page":"44c","article-title":"2.6GHz ultra-wide voltage range energy efficient dual A9 in 28nm UTBB FD-SOI","author":"jacquet","year":"2013","journal-title":"2013 Symposium on VLSI Circuits VLSIC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4030168"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2026280"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050998"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271959"},{"key":"ref6","first-page":"44c","article-title":"2.6GHz ultra-wide voltage range energy efficient dual A9 in 28nm UTBB FD-SOI","author":"jacquet","year":"2013","journal-title":"2013 Symposium on VLSI Circuits VLSIC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4030168"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.005"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2014.7005822"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2882139"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2013.2262015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2198678"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180449.pdf?arnumber=9180449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:06:14Z","timestamp":1705352774000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180449","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}