{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T12:41:54Z","timestamp":1780576914904,"version":"3.54.1"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180485","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["A Multi-Range Duty Cycle Correction Circuit for Multi-Standard Transceivers in 7 nm FinFET"],"prefix":"10.1109","author":[{"given":"Rania H.","family":"Mekky","sequence":"first","affiliation":[{"name":"Cadence Design Systems, Mount Royal, QC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guillaume","family":"Fortin","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Mount Royal, QC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Venditti","sequence":"additional","affiliation":[{"name":"Microchip, Mount Royal, QC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephane","family":"Leclerc","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Mount Royal, QC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A Method to Correct the Differential Duty Cycle Distortion","author":"mekky","year":"2020","journal-title":"USA Patent US10547298B1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.83"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394486"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587689"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180485.pdf?arnumber=9180485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:04:22Z","timestamp":1705334662000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180485","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}