{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:22:37Z","timestamp":1772644957866,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180537","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Calibration of Capacitor Mismatch and Static Comparator Offset in SAR ADC with Digital Redundancy"],"prefix":"10.1109","author":[{"given":"Antonio","family":"Lopez-Angulo","sequence":"first","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla IMSE-CNM (CSIC - Universidad de Sevilla), Av. Américo Vespucio, 28. 41092, Seville, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gines","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla IMSE-CNM (CSIC - Universidad de Sevilla), Av. Américo Vespucio, 28. 41092, Seville, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Peralias","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla IMSE-CNM (CSIC - Universidad de Sevilla), Av. Américo Vespucio, 28. 41092, Seville, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Low-Power High-Performance SAR ADC with Redundancy and Digital Background Calibration","author":"chang","year":"2007","journal-title":"MIT(PhD)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351565"},{"key":"ref12","first-page":"556","article-title":"On the Use of Redundancy in Successive Approximation AD Converters","author":"munnann","year":"2013","journal-title":"Proc 10th Int Conf Sampl Theory Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870371"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351330"},{"key":"ref15","first-page":"40","article-title":"Design of comparator with offset cancellation for 12-bit 1.6MS\/S successive approximation ADC","author":"majid","year":"2016","journal-title":"Proceeding - 2015 IEEE Int Circuits Syst Svmp ICSyS 2015"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2018.8487062"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2723799"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619891"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref4","first-page":"2222","article-title":"A 12-bit 104-MS\/s SAR ADC in 28nm CMOS for digitally-assisted wireless transmittars","volume":"51","author":"tseng","year":"2016","journal-title":"2015 IEEE Asian Solid-State Circuits Conf A-SSCC 2015 - Proc"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946065"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502325"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008509"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231328"},{"key":"ref7","first-page":"380","article-title":"A 12b 22.5\/45MS\/S 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR","volume":"53","author":"liu","year":"2010","journal-title":"IEEE Dig Tech Pap Int Solid-State Circuits Conf"},{"key":"ref2","first-page":"194","article-title":"An oversampled 1244b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1 dB SNDR","volume":"57","author":"harpe","year":"2014","journal-title":"IEEE Dig Tech Pap Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609849"},{"key":"ref9","first-page":"538","article-title":"Closed-loop simulation method for evaluation of static offset in discrete-time comparators","author":"gin\u00e9s e peral\u00edas","year":"2014","journal-title":"2014 21st IEEE Int Conf Electron Circuits Syst ICECS 2014"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180537.pdf?arnumber=9180537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:04:25Z","timestamp":1705334665000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180537","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}