{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T10:25:38Z","timestamp":1768991138047,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180551","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-4","source":"Crossref","is-referenced-by-count":12,"title":["Cryptographic Accelerators for Trusted Execution Environment in RISC-V Processors"],"prefix":"10.1109","author":[{"given":"Trong-Thuc","family":"Hoang","sequence":"first","affiliation":[{"name":"University of Electro-Communications (UEC), Tokyo, Japan; National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ckristian","family":"Duran","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC), Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Tsukamoto","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[{"name":"Technology Research Association of Secure IoT Edge application based on RISC-V Open architecture (TRASIO); National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC), Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"SiFive TileLink Specification","year":"2017"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-012-0027-1"},{"key":"ref12","article-title":"SHA-3 Standard: Permutation-based Hash and Extendable-output Functions","year":"2015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310174"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref4","article-title":"Keystone: A Framework for Architecting TEEs","volume":"abs 1907 10119","author":"lee","year":"2019","journal-title":"CoRR"},{"key":"ref3","article-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2","author":"waterman","year":"2017"},{"key":"ref6","first-page":"973","article-title":"Meltdown: Reading Kernel Memory from User Space","author":"lipp","year":"2018","journal-title":"Security Symposium (USENIX Security 18)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23068"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358310"},{"key":"ref9","article-title":"Rocket Chip Generator","year":"2019"},{"key":"ref1","first-page":"857","article-title":"Sanctum: Minimal Hardware Extensions for Strong Software Isolation","author":"costan","year":"2016","journal-title":"Security Symposium (USENIX Security 16)"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180551.pdf?arnumber=9180551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:03:30Z","timestamp":1705334610000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180551","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}