{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T14:52:08Z","timestamp":1778079128328,"version":"3.51.4"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180557","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-4","source":"Crossref","is-referenced-by-count":14,"title":["Ring VCO Phase Noise Optimization by Pseudo-Differential Architecture in 28nm FD-SOI CMOS"],"prefix":"10.1109","author":[{"given":"David","family":"Gaidioz","sequence":"first","affiliation":[{"name":"STMicroelectronics, Crolles, France; Univ. Bordeaux, Bordeaux INP, CNRS UMR 5218, IMS Laboratory, Talence, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magali","family":"De Matos","sequence":"additional","affiliation":[{"name":"Univ. Bordeaux, Bordeaux INP, CNRS UMR 5218, IMS Laboratory, Talence, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreia","family":"Cathelin","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Crolles, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yann","family":"Deval","sequence":"additional","affiliation":[{"name":"Univ. Bordeaux, Bordeaux INP, CNRS UMR 5218, IMS Laboratory, Talence, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2745738"},{"key":"ref12","first-page":"1","article-title":"DLLenhanced PLL frequency synthesizer with two feedback loops and body biasing for noise cleaning","author":"deval","year":"2018","journal-title":"2018 14th IEEE Int Conf on SolidState and Integrated Circuit Technology (ICSICT)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2597847"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529218"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2865465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702190"},{"key":"ref5","author":"best","year":"1984","journal-title":"Phase-Locked Loops Theory Design and Applications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465873"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A low-jitter and fractional resolution injection-locked clock multiplier using a DLL-based realtime PVT calibrator with replica-delay cells","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180557.pdf?arnumber=9180557","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:02:23Z","timestamp":1705352543000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180557\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180557","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}