{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,13]],"date-time":"2025-12-13T07:14:59Z","timestamp":1765610099567,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180587","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["Dual Mode Logic Address Decoder"],"prefix":"10.1109","author":[{"given":"Leonid","family":"Yavits","sequence":"first","affiliation":[{"name":"Engineering Department, Bar Ilan University, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramiro","family":"Taco","sequence":"additional","affiliation":[{"name":"Engineering Department, Bar Ilan University, Ramat Gan, Israel; Universidad San Francisco de Quito, Quito, Ecuador"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Netanel","family":"Shavit","sequence":"additional","affiliation":[{"name":"Engineering Department, Bar Ilan University, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Inbal","family":"Stanger","sequence":"additional","affiliation":[{"name":"Engineering Department, Bar Ilan University, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[{"name":"Engineering Department, Bar Ilan University, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052538"},{"key":"ref12","first-page":"1","article-title":"A 64Gb NAND Flash Memory with 800MB\/s Synchronous DDR Interface","author":"huh","year":"2012","journal-title":"2012 4th IEEE International Memory Workshop"},{"key":"ref13","first-page":"123","article-title":"Design of low power SRAM memory using 8T SRAM cell","volume":"2","author":"rahman","year":"2013","journal-title":"International Journal of Recent Technology and Engineering (IJRTE)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.953479"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.5120\/14539-2614"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.923435"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050998"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2198678"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271959"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640133"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-017-4226-z"},{"key":"ref7","first-page":"1","article-title":"Implementation of 16X16 SRAM memory array using 180nm technology","author":"bellerimath","year":"2013","journal-title":"International Journal of Current Engineering and Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159056"},{"key":"ref1","first-page":"1032","article-title":"Novel design technique of address Decoder for SRAM","author":"mishra","year":"2014","journal-title":"2014 IEEE International Conference on Advanced Communications Control and Computing Technologies"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref9"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180587.pdf?arnumber=9180587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:07:18Z","timestamp":1705352838000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180587","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}