{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:09:41Z","timestamp":1730272181969,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180588","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Fast Packet Classification using RISC-V and HyperSplit Acceleration on FPGA"],"prefix":"10.1109","author":[{"given":"Arsinoe","family":"Pnevmatikou","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Lentaris","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikos","family":"Kokkalis","sequence":"additional","affiliation":[{"name":"Intracom Telecom, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2003.810527"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046223"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1080091.1080115"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1583991.1584044"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16","article-title":"RISC-V opcodes"},{"year":"0","key":"ref17","article-title":"GNU toolchain for RISC-V, including GCC"},{"year":"0","key":"ref18","article-title":"RISC-V proxy kernel"},{"year":"0","key":"ref19","article-title":"Spike, a RISC-V ISA simulator"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICNP.2001.992902"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2009.5061972"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/65.912717"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162112"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2005.200"},{"key":"ref7","article-title":"Packet classification algorithms: A survey","volume":"2","author":"asha","year":"2014","journal-title":"International Journal of Research in Advent Technology"},{"key":"ref2","first-page":"9","article-title":"Survey taxonomy of packet classification techniques","volume":"37","author":"taylor","year":"2004","journal-title":"ACM Computing Surveys"},{"key":"ref9","first-page":"1","article-title":"Packet classification using hierarchical intelligent cuttings","volume":"20","author":"gupta","year":"2000","journal-title":"Proc Hot Interconnects"},{"year":"2019","key":"ref1","article-title":"RISC-V foundation: Instruction set architecture (ISA)"},{"year":"0","key":"ref20"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21","article-title":"A functional hypersplit algorithm implementation"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2007.893156"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180588.pdf?arnumber=9180588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:07:19Z","timestamp":1705334839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180588","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}