{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:05:57Z","timestamp":1725753957448},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180590","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Unified Characterization Platform for Emerging NVM Technology: Neural Network Application Benchmarking using off-the-Shelf NVM Chips"],"prefix":"10.1109","author":[{"given":"Supriya","family":"Chakraborty","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhishek","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manan","family":"Suri","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Cmod A7 Reference Manual","year":"0","author":"board","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.1999.785521"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705247"},{"key":"ref12","first-page":"82","article-title":"a 5ns fast write multi-level non-volatile 1 k bits rram memory with advance write scheme","author":"sheu","year":"2009","journal-title":"2009 Symposium on VLSI Circuits VLSIC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmat.2015.07.009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1149\/07711.1971ecst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547745"},{"year":"0","key":"ref16","article-title":"Nand flash memory tester (signas ii)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.28"},{"journal-title":"Ming II A Flexible platform for NAND Flash-based research","year":"2012","author":"bunker","key":"ref18"},{"year":"0","key":"ref19","article-title":"Everspin Technologies Datasheet: 16Mb 8-bit I\/O Parallel Interface MRAM"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022995128597"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.190"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2017.8064473"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703348"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"article-title":"Introduction to Neural Network","year":"0","author":"course","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2008.08.007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevMaterials.2.045001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059070"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.92"},{"year":"0","key":"ref20","article-title":"Cypress Datasheet: 4-Mbit (512 K × 8) Serial (SPI) F-RAM Datasheet"},{"year":"0","key":"ref22","article-title":"Fujitsu Semiconductor Datasheet: 4M (512 K × 8) Bit SPI"},{"year":"0","key":"ref21","article-title":"Adesto Technologies Datasheet: 256 Kbit 1.65 V Minimum Non-volatile Serial EEPROM SPI Bus"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2791528"},{"year":"0","key":"ref23","article-title":"INA260 Precision Digital Current and Power Monitor With Low-Drift, Precision Integrated Shunt"},{"key":"ref26","first-page":"13","article-title":"A 128kb hfo2 reram with novel double-reference and dynamic-tracking scheme for write yield improvement","author":"chen","year":"2016","journal-title":"IEICE Electronics Express"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939082"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180590.pdf?arnumber=9180590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:06:21Z","timestamp":1705352781000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180590","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}