{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:28:09Z","timestamp":1763724489296,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180592","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["Standard-Cell Scaling Framework with Guaranteed Pin-Accessibility"],"prefix":"10.1109","author":[{"given":"Chung-Kuan","family":"Cheng","sequence":"first","affiliation":[{"name":"Computer Science and Engineering, UC San Diego, La Jolla, California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daeyeal","family":"Lee","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, UC San Diego, La Jolla, California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongwon","family":"Park","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, UC San Diego, La Jolla, California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309752"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062302"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062214"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"101480y","DOI":"10.1117\/12.2257658","article-title":"Low track height standard cell design in in7 using scaling boosters","volume":"10148","author":"sherazi","year":"2017","journal-title":"Design-Process-Technology Co-optimization for Manufacturability XI"},{"key":"ref15","first-page":"1058809","article-title":"Track height reduction for standard-cell in below 5nm node: how low can you go?","volume":"10588","author":"sherazi","year":"2018","journal-title":"Design-Process-Technology Co-optimization for Manufacturability XII"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3225209.3225210"},{"key":"ref17","first-page":"832706","article-title":"Self-aligned double patterning (SADP) compliant design flow","volume":"8327","author":"ma","year":"2012","journal-title":"Design for Manufacturability through Design-Process Integration V"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref19","first-page":"1058803","article-title":"Efficient place and route enablement of 5-tracks standard-cells through euv compatible n5 ruleset","volume":"10588","author":"matti","year":"2018","journal-title":"Design-Process-Technology Co-optimization for Manufacturability XII"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514569"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573398"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.79"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266126"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317868"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036672"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.2297634"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045729"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180592.pdf?arnumber=9180592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:03:33Z","timestamp":1705352613000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180592","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}