{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:40:49Z","timestamp":1725702049465},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180594","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation of Non-Series-Parallel Structures for BTI-Aware Automated Design Methodologies"],"prefix":"10.1109","author":[{"given":"Henrique","family":"Kessler","sequence":"first","affiliation":[{"name":"Centro de Desenvolvimento Tecnológico − CDTec, Universidade Federal de Pelotas − UFPel, Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pl\u00ednio","family":"Finkenauer","sequence":"additional","affiliation":[{"name":"Centro de Desenvolvimento Tecnológico − CDTec, Universidade Federal de Pelotas − UFPel, Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thiago H.","family":"Both","sequence":"additional","affiliation":[{"name":"Centro de Engenharias − CENG, Universidade Federal de Pelotas − UFPel, Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leomar","family":"da Rosa","sequence":"additional","affiliation":[{"name":"Centro de Desenvolvimento Tecnológico − CDTec, Universidade Federal de Pelotas − UFPel, Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vin\u00edcius V.","family":"Camargo","sequence":"additional","affiliation":[{"name":"Centro de Desenvolvimento Tecnológico − CDTec, Universidade Federal de Pelotas − UFPel, Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Predictive Technology Model (PTM)","article-title":"Predictive Technology Model (PTM)","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854167"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052648"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.010"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.11.009"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2157828"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784604"},{"key":"ref18","article-title":"From Mean Values to Distributions of BTI Lifetime of Deeply Scaled FETs Through Atomistic Understanding of the Degradation","author":"toledano-luque","year":"2011","journal-title":"IEEE Symp VLSI Technology Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338379"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2861820"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314433"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2898006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241887"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2016.90"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2018.2866695"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410764"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907722"},{"year":"0","key":"ref9","article-title":"53 NSP Handmade Networks"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784501"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600120"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090649"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180594.pdf?arnumber=9180594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:02:27Z","timestamp":1705352547000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180594","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}