{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:02:50Z","timestamp":1775836970326,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180629","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Scalable Block-Based Spiking Neural Network Hardware with a Multiplierless Neuron Model"],"prefix":"10.1109","author":[{"given":"Vishnu P.","family":"Nambiar","sequence":"first","affiliation":[{"name":"IC-Design Department, Institute of Microelectronics (IME), A∗STAR, Singapore; School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eng Kiat","family":"Koh","sequence":"additional","affiliation":[{"name":"IC-Design Department, Institute of Microelectronics (IME), A∗STAR, Singapore; School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junran","family":"Pu","sequence":"additional","affiliation":[{"name":"IC-Design Department, Institute of Microelectronics (IME), A∗STAR, Singapore; School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aarthy","family":"Mani","sequence":"additional","affiliation":[{"name":"IC-Design Department, Institute of Microelectronics (IME), A∗STAR, Singapore; School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wong Ming","family":"Ming","sequence":"additional","affiliation":[{"name":"IC-Design Department, Institute of Microelectronics (IME), A∗STAR, Singapore; School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Fei","sequence":"additional","affiliation":[{"name":"IC-Design Department, Institute of Microelectronics (IME), A∗STAR, Singapore; School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang Ling","family":"Goh","sequence":"additional","affiliation":[{"name":"IC-Design Department, Institute of Microelectronics (IME), A∗STAR, Singapore; School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anh Tuan","family":"Do","sequence":"additional","affiliation":[{"name":"IC-Design Department, Institute of Microelectronics (IME), A∗STAR, Singapore; School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280732"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3233\/ICA-2007-14301"},{"key":"ref12","article-title":"The MNIST database of handwritten digits","author":"lecun","year":"1998"},{"key":"ref13","article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294916"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2014.05.033"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702647"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579253"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2014.03.018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579282"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"merolla","year":"2014","journal-title":"Science"},{"key":"ref9","article-title":"UCI machine learning repository","author":"dheeru","year":"2017"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180629.pdf?arnumber=9180629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:05:24Z","timestamp":1705352724000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180629","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}