{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:14:13Z","timestamp":1760080453896},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180650","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":12,"title":["Mind the Gap: Bridging Verilog and Computer Architecture"],"prefix":"10.1109","author":[{"given":"Fernando","family":"Passe","sequence":"first","affiliation":[{"name":"Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Canesche","sequence":"additional","affiliation":[{"name":"Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar Paranaiba Vilela","family":"Neto","sequence":"additional","affiliation":[{"name":"DCC, Universidade Federal de Minas Gerais, Av. Antônio Carlos, 6627, Belo Horizonte, CEP: 31270-901, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose A.","family":"Nacif","sequence":"additional","affiliation":[{"name":"Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Ferreira","sequence":"additional","affiliation":[{"name":"Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Spectre attacks: Exploiting speculative execution","year":"2018","author":"kocher","key":"ref39"},{"key":"ref38","article-title":"Yosys-a free verilog synthesis suite","author":"wolf","year":"2013","journal-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2017.8303926"},{"year":"0","key":"ref32","article-title":"A graphical 5-stage risc-v pipeline simulator assembly editor"},{"year":"0","key":"ref31","article-title":"Web-risc-v"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3338698.3338894"},{"year":"0","key":"ref37","article-title":"Open-source DigitalJS: digital logic simulator, by Marek Materzok, University of Wroclaw"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3338698.3338891"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2019.8755206"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISFEE.2018.8742406"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSE.2011.6028756"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CISPEE.2013.6701965"},{"article-title":"Meltdown","year":"2018","author":"lipp","key":"ref40"},{"article-title":"Ravi: Interactive visualization of information system dynamics using a java-based schematic editor","year":"2002","author":"marwedel","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HNICEM.2017.8269447"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FIE.2015.7344416"},{"journal-title":"Edit save simulate synthesize systemverilog verilog vhdl and other hdls from your web browser","year":"0","key":"ref15"},{"year":"0","key":"ref16","article-title":"Compile and execute verilog online (icarus v10.0)"},{"year":"0","key":"ref17","article-title":"Jdoodle- Online Verilog compiler\/editor\/runner"},{"year":"0","key":"ref18","article-title":"Verilog Online Editor, Testbench, and Waveforms"},{"year":"0","key":"ref19","article-title":"RiscVerilog - Framework to teach MIPS\/RiscV Verilog"},{"year":"0","key":"ref4","article-title":"Offline - MIPS-Datapath - Graphical MIPS CPU Simulator"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917698"},{"year":"0","key":"ref3","article-title":"MIPS 101 - Online 32-bit MIPS Instruction Set Architecture"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"year":"0","key":"ref6","article-title":"Offline - a Visual MIPS R2000 Processor Simulator - freeware"},{"year":"0","key":"ref5","article-title":"Online - MIPS Assembly Simulator"},{"year":"0","key":"ref29","article-title":"A java swing based visual simulator of educational mips 32 pipeline"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3991\/ijes.v2i2.3527"},{"year":"0","key":"ref7","article-title":"Online - Pipeline floatpoint variable latency MIPS"},{"journal-title":"Computer Organization and Design MIPS Edition The Hardware\/Software Interface","year":"2013","author":"patterson","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1124706.1121415"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.4451206"},{"journal-title":"Computer Organization and Design RISC-V Edition The Hardware Software Interface","year":"2017","author":"patterson","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2011.2180530"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FIE.2015.7344416"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1121341.1121415"},{"key":"ref42","article-title":"A study of branch prediction strategies","author":"smith","year":"1981","journal-title":"Proc Annual International Symposium on Computer Architecture"},{"journal-title":"SPIM S20 A MIPS R2000 simulator","year":"1990","author":"larus","key":"ref23"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/146628.139709"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"year":"0","key":"ref44","article-title":"Compiler Explorer: an interactive online compiler which shows the assembly output of compiled"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3991\/ijes.v2i2.3527"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.66"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180650.pdf?arnumber=9180650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T15:59:15Z","timestamp":1705334355000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180650","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}