{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:10:26Z","timestamp":1730272226529,"version":"3.28.0"},"reference-count":48,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180657","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Enabling Efficient Mapping of XMG-Synthesized Networks to Spintronic Hardware"],"prefix":"10.1109","author":[{"given":"Suman","family":"Deb","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Singapore"}]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Singapore"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702160"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.92.086601"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131603"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1126\/science.1197468"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1063\/1.3558917"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"93002","DOI":"10.1143\/APEX.4.093002","article-title":"Direct Observation of Domain Wall Motion Induced by Low-Current Density in TbFeCo Wires","volume":"4","author":"ikeda","year":"2011","journal-title":"Applied Physics Express"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724553"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/0304-8853(96)00062-5"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.54.9353"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228446"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref15","first-page":"1","article-title":"Boolean Logic Optimization in Majority-Inverter Graphs","author":"amaru","year":"2015","journal-title":"Design Automation Conference (DAC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1466","DOI":"10.1126\/science.287.5457.1466","article-title":"Room Temperature Magnetic Quantum Cellular Automata","volume":"287","author":"cowburn","year":"2000","journal-title":"Science"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2004.12.002"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1126\/science.1120506"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.1065389"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.1154587"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1126\/science.1154587"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1166\/jno.2008.006"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"article-title":"SIS: A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"article-title":"CirKit","year":"0","author":"soeken","key":"ref46"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"journal-title":"CMOS40 Design Rule Manual","year":"2012","key":"ref45"},{"key":"ref48","first-page":"151","article-title":"A Comprehensive Set of Logic Synthesis and Optimization Examples","author":"fiser","year":"2016","journal-title":"Proc of 12th Int Workshop on Boolean Problems (IWSBP)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647611"},{"article-title":"ABC: A system for Sequential Synthesis and Verification","year":"2012","author":"mishchenko","key":"ref47"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.4913303"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2539256"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2278683"},{"article-title":"mCell Model","year":"2015","author":"bromberg","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158527"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1063\/1.4948763"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1256"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1063\/1.2139849"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2312177"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180657.pdf?arnumber=9180657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:03:40Z","timestamp":1705352620000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180657","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}