{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T12:35:28Z","timestamp":1769171728165,"version":"3.49.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180671","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["An FPGA Based System for Interfacing with Crossbar Arrays"],"prefix":"10.1109","author":[{"given":"Patrick","family":"Foster","sequence":"first","affiliation":[{"name":"Centre for Electronic Frontiers, Zepler Institiute, University of Southampton"}]},{"given":"Jinqi","family":"Huang","sequence":"additional","affiliation":[{"name":"Centre for Electronic Frontiers, Zepler Institiute, University of Southampton"}]},{"given":"Alex","family":"Serb","sequence":"additional","affiliation":[{"name":"Centre for Electronic Frontiers, Zepler Institiute, University of Southampton"}]},{"given":"Themis","family":"Prodromakis","sequence":"additional","affiliation":[{"name":"Centre for Electronic Frontiers, Zepler Institiute, University of Southampton"}]},{"given":"Christos","family":"Papavassiliou","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Imperial College London"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2594190"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"ref10","year":"2019","journal-title":"B1500A Semiconductor Device Analyzer datasheet"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"ref11","first-page":"7","article-title":"Hardware-level Bayesian inference","author":"serb","year":"2017","journal-title":"Neural Information Processing Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref8","year":"0","journal-title":"Memristor Discovery V2 Kit"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2433676"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/srep00744"},{"key":"ref9","year":"2019","journal-title":"4200A-SCS Parameter Analyzer Datasheet datasheet"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180671.pdf?arnumber=9180671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:02:32Z","timestamp":1705334552000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180671","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}