{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T16:25:33Z","timestamp":1769271933978,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180695","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["A 6-b 20-GS\/s 2-Way Time-Interleaved Flash ADC with Automatic Comparator Offset Calibration in 28-nm FDSOI"],"prefix":"10.1109","author":[{"given":"Yulang","family":"Feng","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Houston, Houston, TX 77004"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Deng","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Houston, Houston, TX 77004"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingjun","family":"Fan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Houston, Houston, TX 77004"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Runxi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai 200241"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phaneendra","family":"Bikkina","sequence":"additional","affiliation":[{"name":"Alphacore Inc. Tempe, AZ 85281"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinghong","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Houston, Houston, TX 77004"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A 25-GS\/s 4-bit Single-core Flash ADC in 28nm DSOI CMOS","author":"feng","year":"2018","journal-title":"IEEE Asia Pacific Conf Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466475"},{"key":"ref12","first-page":"1","article-title":"A Single-Channel 18.5 GS\/s 5-bit Flash ADC using a Body-Biased Comparator Architecture in 22nm FDSOI","author":"lotfi","year":"2019","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387463"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2689033"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357057"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364043"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2529599"},{"key":"ref5","first-page":"378","article-title":"A 90 GS\/s 8 b 667 mW 64´ Interleaved SAR ADC in 32 nm Digital SOI CMOS","author":"kull","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TCSII.2010.2040317","article-title":"Bulk voltage trimming offset calibration for high-speed flash ADCs","volume":"57","author":"yao","year":"2010","journal-title":"IEEE Trans Circuit Syst II"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333679"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020657"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1186804"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180695.pdf?arnumber=9180695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:03:43Z","timestamp":1705334623000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180695","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}