{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:39:25Z","timestamp":1725701965936},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180707","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Reducing Logic Locking Key Leakage through the Scan Chain"],"prefix":"10.1109","author":[{"given":"Kyle","family":"Juretus","sequence":"first","affiliation":[{"name":"Drexel University, Philadelphia, Pennslyvania 19104"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, Pennslyvania 19104"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902972"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538898"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351412"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967065"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906483"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2012.6407063"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"article-title":"Split Manufacturing Method for Advanced Semiconductor Circuits","year":"2004","author":"jarvis","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"year":"2012","key":"ref3","article-title":"Inquiry into Counterfeit Electronic Parts in the Department of Defense Supply Chain"},{"article-title":"Building Block for Secure CMOS Logic Cell Library","year":"2012","author":"baukus","key":"ref6"},{"article-title":"Camouflaging a Standard Cell Based Integrated Circuit","year":"2012","author":"baukus","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"article-title":"Conductive Channel Pseudo Block Process and Circuit to Inhibit Reverse Engineering","year":"2011","author":"baukus","key":"ref7"},{"year":"2010","key":"ref2","article-title":"Defense Industrial Base Assessment: Counterfeit Electronics"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"ref20","article-title":"Encrypt Flip-Flop: A Novel Logic Encryption Technique For Sequential Circuits","author":"karmakar","year":"2018","journal-title":"The Computing Research Repository"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.85"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.7"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.89"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287693"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180707.pdf?arnumber=9180707","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:06:30Z","timestamp":1705334790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180707\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180707","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}