{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:22:59Z","timestamp":1764433379708,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180722","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":9,"title":["A Hybrid FeMFET-CMOS Analog Synapse Circuit for Neural Network Training and Inference"],"prefix":"10.1109","author":[{"given":"Arman","family":"Kazemi","sequence":"first","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramin","family":"Rajaei","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Niemier","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X. Sharon","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1862891.1862892"},{"key":"ref11","first-page":"5","article-title":"Lenet-5, convolutional neural networks","volume":"20","author":"lecun","year":"2015"},{"year":"2010","author":"lecun","article-title":"MNIST handwritten digit database","key":"ref12"},{"year":"2009","author":"krizhevsky","journal-title":"Learning multiple layers of features from tiny images","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/VLSIT.2018.8510622"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"ref16","first-page":"265","article-title":"Tensorflow: A system for large-scale machine learning","author":"abadi","year":"2016","journal-title":"12th USENIX Symposium on Operating Systems Design and Implementation ( OSDI 16)"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/IEDM.2017.8268337"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JXCDC.2019.2925061"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1088\/1361-6463\/aad6f8"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/LED.2016.2582859"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/MDAT.2018.2890229"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/IEDM.2018.8614611"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MWSCAS.2017.8052950"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.3389\/fnins.2016.00333"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISCA.2016.30"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/IEDM.2018.8614496"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180722.pdf?arnumber=9180722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:02:35Z","timestamp":1705352555000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180722","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}