{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:42:10Z","timestamp":1725702130802},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180724","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A Low Voltage Discriminant Circuit for Pattern Recognition Exploiting the Asymmetrical Characteristics of Tunnel FET"],"prefix":"10.1109","author":[{"given":"Aditya","family":"Japa","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, DSPM International Institute of Information Technology, Naya Raipur, Chhattisgarh 493-661, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yellappa","family":"Palagani","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, College of IT Engineering, Kyungpook National University, Daegu, South Korea 702-701"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkateswarlu","family":"Gonuguntla","sequence":"additional","affiliation":[{"name":"Medical Science Research Institute, Samsung Medical Center, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj Kumar","family":"Majumder","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, DSPM International Institute of Information Technology, Naya Raipur, Chhattisgarh 493-661, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhendu K.","family":"Sahoo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science, Hyderabad 500078, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun Rim","family":"Choi","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, College of IT Engineering, Kyungpook National University, Daegu, South Korea 702-701"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Vaddi","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication, School of Engineering and Applied Sciences, SRM University, Andhra Pradesh, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2342371"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2619908"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359663"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2500160"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994452"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0262"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361068"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2559159"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2214201"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2014.2382759"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2015.2507863"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2654300"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2545978"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2530779"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2616891"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2018.2812242"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2596300"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993626"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2614698"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573442"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.12.002"},{"article-title":"Universal tfet model implementation in verilog-a","year":"2015","author":"hao","key":"ref21"},{"key":"ref23","first-page":"124","article-title":"Comparison of performance, switching energy and process variations for the tfet and mosfet in logic","author":"avci","year":"2011","journal-title":"VLSI Technology (VLSIT) 2011 Symposium on"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180724.pdf?arnumber=9180724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:07:28Z","timestamp":1705334848000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180724","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}