{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:41:07Z","timestamp":1725702067725},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180779","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["PMAC++: Incremental MAC Scheme Adaptable to Lightweight Block Ciphers"],"prefix":"10.1109","author":[{"given":"Maya","family":"Oda","sequence":"first","affiliation":[{"name":"RIEC, Tohoku University Sendai, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rei","family":"Ueno","sequence":"additional","affiliation":[{"name":"RIEC, Tohoku University Sendai, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akiko","family":"Inoue","sequence":"additional","affiliation":[{"name":"NEC Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuhiko","family":"Minematsu","sequence":"additional","affiliation":[{"name":"NEC Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[{"name":"RIEC, Tohoku University Sendai, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46035-7_25"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-22792-9_34"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/11761679_25"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1997.646128"},{"key":"ref8","article-title":"Efficient hardware implementations and hardware performance evaluation of SHA-3 finalists","author":"latif","year":"2012","journal-title":"Third SHA-3 Candidate Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_14"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/11693383_7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/11818175_36"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01004-0_1"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180779.pdf?arnumber=9180779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:04:39Z","timestamp":1705352679000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180779","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}