{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:11:27Z","timestamp":1730272287275,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180799","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Optimization of Analog Accelerators for Deep Neural Networks Inference"],"prefix":"10.1109","author":[{"given":"Andrea","family":"Fasoli","sequence":"first","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"Ambrogio","sequence":"additional","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pritish","family":"Narayanan","sequence":"additional","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsinyu","family":"Tsai","sequence":"additional","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles","family":"Mackin","sequence":"additional","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katherine","family":"Spoon","sequence":"additional","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Friz","sequence":"additional","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"An","family":"Chen","sequence":"additional","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geoffrey W.","family":"Burr","sequence":"additional","affiliation":[{"name":"IBM Research-Almaden, 650 Harry Road, San Jose, CA 95120"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A1 hardware acceleration with analog memory: micro-architectures for low energy at high speed","author":"chang et ah","year":"2019","journal-title":"IBM J Res Dev"},{"key":"ref11","first-page":"t8.2","article-title":"Inference of Long-Short Term Memory networks at software-equivalent accuracy using 2.5 M analog Phase Change Memory devices","author":"tsai et ah","year":"2019","journal-title":"VLSI Tech Symp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042462"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201900026"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993482"},{"key":"ref4","article-title":"Experimental demonstration and tolerancing of a large-scale neural network (165 000 synapses) using phase-change memory as the synaptic weight element","volume":"29","author":"burr","year":"2014","journal-title":"IEDM Tech Digest"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04933-y"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998164"},{"key":"ref2","first-page":"c3.5","article-title":"A Scalable MuIti-TeraOPS Deep Learning Processor Core for AI Training and Inference","author":"fleischer","year":"2018","journal-title":"VLSI Tech Symp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2017.2716579"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180799.pdf?arnumber=9180799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T20:59:35Z","timestamp":1705352375000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180799","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}