{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T15:49:37Z","timestamp":1778255377080,"version":"3.51.4"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180842","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":13,"title":["A Unified Hardware Architecture for Convolutions and Deconvolutions in CNN"],"prefix":"10.1109","author":[{"given":"Lin","family":"Bai","sequence":"first","affiliation":[{"name":"Worcester Polytechnic Institute"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yecheng","family":"Lyu","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinming","family":"Huang","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Optimizing CNN-based Segmentation with Deeply Customized Convolutional and Decon-volutional Architectures on FPGA","volume":"11","author":"liu","year":"2018","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"ref11","article-title":"A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA","author":"zhang","year":"2017"},{"key":"ref12","first-page":"22","article-title":"FCN-element: accelerating deconvolutional layers in classic CNN processors","author":"xu","year":"2018","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2644615"},{"key":"ref14","first-page":"234","article-title":"U-net: Convolutional networks for biomedical image segmentation","author":"ronneberger","year":"2015","journal-title":"International Conference on Medical Image Computing and Computer Assisted Intervention"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2881162"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062244"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298965"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2017.2662206"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.19"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021738"},{"key":"ref2","first-page":"91","article-title":"Faster R-CNN: Towards real-time object detection with region proposal networks","author":"ren","year":"2015","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180842.pdf?arnumber=9180842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:06:35Z","timestamp":1705334795000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180842","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}