{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T15:57:57Z","timestamp":1782835077632,"version":"3.54.5"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180866","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Optimization of Stride Prefetching Mechanism and Dependent Warp Scheduling on GPGPU"],"prefix":"10.1109","author":[{"given":"Tsung-Han","family":"Tsou","sequence":"first","affiliation":[{"name":"Inst. of Computer and Communication Engineering, Dept. of Electrical Engineering, National Cheng-Kung University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dun-Jie","family":"Chen","sequence":"additional","affiliation":[{"name":"Inst. of Computer and Communication Engineering, Dept. of Electrical Engineering, National Cheng-Kung University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sheng-Yang","family":"Hung","sequence":"additional","affiliation":[{"name":"Inst. of Computer and Communication Engineering, Dept. of Electrical Engineering, National Cheng-Kung University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu-Hsiang","family":"Wang","sequence":"additional","affiliation":[{"name":"Inst. of Computer and Communication Engineering, Dept. of Electrical Engineering, National Cheng-Kung University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chung-Ho","family":"Chen","sequence":"additional","affiliation":[{"name":"Inst. of Computer and Communication Engineering, Dept. of Electrical Engineering, National Cheng-Kung University, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"doweck","year":"2006","journal-title":"Inside Intel Core Microarchitecture and Smart Memory Access"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645797"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485951"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180866.pdf?arnumber=9180866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:04:43Z","timestamp":1705352683000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180866","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}