{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T05:08:21Z","timestamp":1748668101446,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180871","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Accelerating Deep Neural Network Computation on a Low Power Reconfigurable Architecture"],"prefix":"10.1109","author":[{"given":"Y.","family":"Xiong","sequence":"first","affiliation":[{"name":"School of ECEE, Arizona State University, Tempe"}]},{"given":"J.","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of ECEE, Arizona State University, Tempe"}]},{"given":"S.","family":"Pal","sequence":"additional","affiliation":[{"name":"Dept. of EECS, University of Michigan, Ann Arbor"}]},{"given":"D.","family":"Blaauw","sequence":"additional","affiliation":[{"name":"Dept. of EECS, University of Michigan, Ann Arbor"}]},{"given":"H. S.","family":"Kim","sequence":"additional","affiliation":[{"name":"Dept. of EECS, University of Michigan, Ann Arbor"}]},{"given":"T.","family":"Mudge","sequence":"additional","affiliation":[{"name":"Dept. of EECS, University of Michigan, Ann Arbor"}]},{"given":"R.","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"Dept. of EECS, University of Michigan, Ann Arbor"}]},{"given":"C.","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"School of ECEE, Arizona State University, Tempe"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995252"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903727"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref18","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Advances in neural information processing systems"},{"article-title":"Regularizing and optimizing lstm language models","year":"2017","author":"merity","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783547"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00033"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541967"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/2872887.2750389","article-title":"Shidiannao: Shifting vision processing closer to the sensor","volume":"43","author":"du","year":"2015","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/MICRO.2014.58","article-title":"Dadiannao: A machine-learning supercomputer","author":"chen","year":"2014","journal-title":"Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2016.7430525"},{"article-title":"Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices","year":"2018","author":"chen","key":"ref9"},{"key":"ref1","article-title":"K40 gpu active accelerator","author":"nvidia","year":"2013","journal-title":"Board Specification"},{"key":"ref20","first-page":"150c","article-title":"A 7.3 m output non-zeros\/j sparse matrix-matrix multiplication accelerator using memory reconfiguration in 40 nm","author":"pal","year":"2019","journal-title":"2019 Symp VLSI Technology"},{"article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","year":"2015","author":"ioffe","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960480"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180871.pdf?arnumber=9180871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:01:33Z","timestamp":1705352493000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180871","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}