{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:53:11Z","timestamp":1765356791756},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180874","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Multiply-Accumulate Enhanced BDD-Based Logic Synthesis on RRAM Crossbars"],"prefix":"10.1109","author":[{"given":"Saman","family":"Froehlich","sequence":"first","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saeideh","family":"Shirinzadeh","sequence":"additional","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SSCI.2016.7850168"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926980"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342111"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715286"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3071178.3071281"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.743706"},{"article-title":"CUDD: CU Decision Diagram package-release 3.0.0","year":"2015","author":"somenzi","key":"ref17"},{"article-title":"Logic synthesis and optimization benchmarks user guide version 3.0","year":"1991","author":"yang","key":"ref18"},{"key":"ref4","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"Design Automation & Test in Europe"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH47378.2019.181285"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614681"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720552"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CSTIC.2018.8369178"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1976.10092"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750064"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref9","first-page":"364:1","article-title":"Aslan: Synthesis of approximate sequential circuits","author":"ranjan","year":"2014","journal-title":"Design Automation and Test in Europe"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180874.pdf?arnumber=9180874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:02:50Z","timestamp":1705352570000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180874","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}