{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T17:02:26Z","timestamp":1758474146585},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180876","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["Energy-Efficient Arbitrary Precision Multi-Bit Multiplication with Bi-Serial In\/Near Memory Computing"],"prefix":"10.1109","author":[{"given":"Yuqi","family":"Wang","sequence":"first","affiliation":[{"name":"Shool of Information and Science Technology, Shanghaitech University, Shanghai, China; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}]},{"given":"Jian","family":"Chen","sequence":"additional","affiliation":[{"name":"Shool of Information and Science Technology, Shanghaitech University, Shanghai, China; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}]},{"given":"Yu","family":"Pu","sequence":"additional","affiliation":[{"name":"Alibaba Computing Lab, Sunnyvale, California, USA"}]},{"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[{"name":"Shool of Information and Science Technology, Shanghaitech University, Shanghai, China; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref7","first-page":"496","article-title":"A 65nm 4Kb Algorithm-Dependent Computing-In-Memory SRAM Unit-Macro With 2.3 ns and 55.8 TOPS\/W Fully Parallel Product-Sum Operation For Binary DNN Edge Processors","author":"khwa","year":"2018","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/UKSim.2012.99"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180876.pdf?arnumber=9180876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:05:38Z","timestamp":1705352738000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180876","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}